

## SPECIFICATION

### DESCRIPTION

#### A SEMICONDUCTOR DEVICE

#### FIELD OF THE INVENTION

The present invention relates to a semiconductor device, and, more particularly, to a technique which is effective for application to a semiconductor device having a field effect transistor formed in a semiconductor layer provided on an insulating layer.

#### DESCRIPTION OF THE RELATED ART

An attempt has been made to use a semiconductor base having a so-called SOI (Silicon On Insulator) structure provided with an insulating layer composed of silicon oxide between a semiconductor substrate composed of monocrystal silicon and a thin semiconductor layer composed of monocrystal silicon and to form a field effect transistor in a semiconductor layer of the semiconductor base in a semiconductor device, such as a field effect transistor. The field effect transistor has a channel forming region (body region), a gate insulator, a gate electrode and a pair of semiconductor regions corresponding to source and drain regions and has a structure wherein the bottoms of the pair of semiconductor regions corresponding to the source and drain regions are brought into an insulating layer of a semiconductor base. Since the field effect transistor can reduce pn junction capacities (parasitic capacities) added to the source and drain regions by portions equivalent to contact

areas of the respective bottoms of the pair of semiconductor regions, a fast switching speed can be achieved.

On the other hand, since the periphery of the channel forming region is surrounded by a pair of semiconductor regions and the insulating layer of the semiconductor base, the above-described field effect transistor has a reduced threshold voltage ( $V_{th}$ ) as compared with the case in which a field effect transistor is formed in a semiconductor base comprised of a normal bulk substrate. Therefore, a method of providing a feeding contact region (body electrode) electrically connected to a channel forming region within a semiconductor layer of a semiconductor base and applying a potential to the feeding contact region to thereby vary the threshold voltage has been proposed for a partial depletion type field effect transistor, in which a channel forming region is not completely depleted, but some remains as a neutral region. This method has been disclosed in, for example, 1997 IEEE International Solid-State Circuit Conference, Digest of Technical Papers, 6869 TP 4.3 [A 1V 46ns 16Mb SOI-DRAM with Body Control Technique].

Further, a method of providing a back gate electrode below an insulating layer of a semiconductor base, as opposed to a channel forming region, and applying a potential to the back gate electrode to thereby change the threshold voltage has been proposed for a complete depletion type field effect transistor wherein the channel forming region is completely depleted. This method has been disclosed in Japanese Patent

However, the present inventors have found the following problems as a result of discussions about the aforementioned technique.

5           (1) When the partial depletion type field effect transistor is of, for example, an n channel conduction type, a p type channel forming region produces a depleted region due to a gate electric field and potentials applied to its source and drain, and some of this region serves as a neutral region. When a VGS potential is applied to a gate-electrode, a VS potential ( $= 0[V]$ ) is applied to one semiconductor region, a VDS potential ( $\geq$  VS potential) is applied to the other semiconductor region, and a VSub potential ( $\leq 0[V]$ ) is applied to a feeding contact region, a channel current flows so that electrons and holes are developed in a high field region near the drain. The electrons flow into a drain region which is higher in potential, whereas the holes flow into a neutral region which is low in potential. The holes are drawn or drained to the feeding contact region through the neutral region. Since, however, the resistance of the neutral region is high, the neutral region becomes high in potential. Since the electrons flow from the source to a channel according to a bipolar operation when the neutral region is high in potential, the occurrence of the holes increases in the high field region near the drain. A problem arises in that, since the potential of the neutral region increases more and more due to the circulation of these series of mechanisms, the

withstand voltage for the drain becomes low. A further problem arises in that the threshold voltage becomes unstable. These problems arise similarly even in the case of a p channel conduction type.

5           (2) When the complete depletion type field effect transistor is of, for example, an n channel conduction type, each channel forming region is completely depleted. Therefore, there is no escape route for holes produced in a high field region near its drain. Therefore, a problem arises in that, since all of the generated holes flow into a source region, the withstand voltage for the drain becomes low due to a bipolar operation. A further problem arises in that, since the channel forming region is completely depleted, the threshold voltage cannot be increased. A method of changing the threshold of a complete depletion type field effect transistor by a back gate bias has been disclosed in Japanese Patent Application Laid-open No. Hei 1(1989)-115394. Since, however, the potential of a lower portion (lower surface portion) of a channel forming region is lowered by a minus back gate potential, as indicated by its detailed discussions, holes generated in the vicinity of the drain are stored in a lower portion of a channel forming region and hence the threshold voltage becomes unstable. These problems arise similarly even in the case of a p channel conduction type.

10  
15  
20  
25           (3) The partial depletion type field effect transistor and the complete depletion type field effect transistor are respectively low in threshold voltage and also low in drain

withstand voltage as described above. Thus, since the threshold voltage cannot be changed in a stable state, a standby current becomes large and hence a standby current test cannot be carried out. Further, since the withstand voltage for the drain is low, high-voltage aging cannot be performed.

An object of the present invention is to provide a technique which is capable of increasing the withstand voltage for a drain of a field effect transistor formed in a semiconductor layer provided on an insulating layer.

Another object of the present invention is to provide a technique which is capable of achieving a stabilization of a threshold voltage of a field effect transistor formed in a semiconductor layer provided on an insulating layer.

A further object of the present invention is to provide a technique which is capable of changing a threshold voltage of a field effect transistor formed in a semiconductor layer provided on an insulating layer in a stable state.

The above, other objects and novel features of the present invention will become apparent from the description of the present SPECIFICATION and the accompanying drawings.

#### SUMMARY OF THE INVENTION

Summaries of typical aspects of the present invention as disclosed in the present application will be described in brief as follows:

A semiconductor device having a field effect transistor formed in a semiconductor layer provided on a insulating layer comprises a body electrode electrically connected to a channel

forming region of the field effect transistor, and a back gate electrode provided below the insulating layer and opposed to the channel forming region of the field effect transistor.

In the case of a partial depletion type field effect transistor, a potential for inducing an electrical charge of conduction type opposite to a channel formed in an upper portion of the channel forming region of the field effect transistor, in a lower portion of the semiconductor layer opposite to the back gate electrode, is applied to each of the body electrode and the back gate electrode.

In the case of a complete depletion type field effect transistor, a potential (negative potential in the case of the n channel conduction type) for drawing or draining carriers of a conduction type opposite to that of the channel formed in the upper portion of the channel forming region of the field effect transistor is applied to the body electrode, and a potential for inducing an electrical charge of a conduction type opposite to that of the channel formed in the upper portion of the channel forming region of the field effect transistor, in a lower portion of the semiconductor layer opposite to the back gate electrode, is applied to the back gate electrode.

According to the above-described means, the following operation and effects can be obtained.

(1) In the case of a partial depletion type field effect transistor, a channel of a conduction type opposite to a channel formed in an upper portion of a channel forming region

thereof is formed at a lower portion (bottom) of the channel forming region. Since carriers (holes in the case of the n channel conduction type and electrons in the case of the p channel conduction type) generated in a high field region near a drain thereof flow into a body electrode through the channel formed in the lower portion of the channel forming region, an increase in potential in a neutral region of the channel forming region can be controlled. It is thus possible to increase the withstand voltage for the drain of the partial depletion type field effect transistor. Further, the stabilization of a threshold voltage thereof can be achieved.

Since the withstand voltage for the drain can be rendered high, high-voltage aging can be carried out.

Further, since the withstand voltage for the drain can be increased and the stabilization of the threshold voltage can be achieved, the threshold voltage of the partial depletion type field effect transistor can be changed in a stable state.

Furthermore, since the threshold voltage ( $V_{th}$ ) of time partial depletion type field effect transistor can be varied in the stable state, a leakage current test at standby can be carried out.

(2) In the case of a complete depletion type field effect transistor, carriers (holes in the case of n channel conduction type and electrons in the case of p channel conduction type) generated in a high field region near a drain thereof are drained to a body electrode. Therefore, no carriers flow into a source region. Thus, since no bipolar

operation is carried out, the withstand voltage for the drain of the complete depletion type field effect transistor can be increased. Further, the stabilization of a threshold voltage thereof can be achieved.

5 Since the withstand voltage for the drain can be set high, high-voltage aging can be carried out.

Further, since the carriers of a conduction type opposite to that of a channel formed in an upper portion of a channel forming region are drained by the body electrode, the threshold voltage of the complete depletion type field effect transistor can be changed in a stable state according to the potential of a back gate electrode.

Furthermore, since the threshold voltage ( $V_{th}$ ) of the complete depletion type field effect transistor can be changed in the stable state, a leakage current test at standby can be carried out.

Incidentally, when a potential for injecting an electrical charge of a conduction type opposite to that of the channel formed in the upper portion of the channel forming region is applied to the body electrode in the complete depletion type field effect transistor, it assumes a partial depletion type without taking on the aspects of a complete depletion type. In this case, the threshold voltage can be changed according to the potential of the body electrode as in the partial depletion type field effect transistor.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a fragmentary plan view of a semiconductor

device showing an embodiment 1 of the present invention;

Figs. 2(A) and 2(B) are fragmentary cross-sectional views of the semiconductor device as seen along lines A - A and B - B, respectively, in Fig. 1;

5 Figs. 3(A) and 3(B) are fragmentary cross-sectional views of the semiconductor device as seen along lines A - A and B - B, respectively in Fig. 1;

Fig. 4 is a fragmentary plan view of a semiconductor device showing an embodiment 2 of the present invention;

10 Figs. 5(A) and 5(B) are fragmentary cross-sectional views of the semiconductor device as seen along lines C - C and D - D, respectively, in Fig. 4;

15 Fig. 6 is a graph showing the relationship between potentials applied to a body electrode and a back gate electrode and a threshold voltage;

Fig. 7 is a fragmentary plan view of a semiconductor device showing an embodiment 3 of the present invention;

Fig. 8 is a fragmentary cross-sectional view cut in a position taken along line E - E in Fig. 7;

20 Fig. 9 is a fragmentary plan view showing layouts of respective semiconductor regions shown in Fig. 7;

Figs. 10(A) to 10(F) are fragmentary cross-sectional views showing steps of a method of manufacturing the semiconductor device;

25 Fig. 11 is a fragmentary plan view of a semiconductor device showing an embodiment 4 of the present invention;

Fig. 12 is a fragmentary cross-sectional view cut in a

position taken along line F - F in Fig. 11;

Figs. 13(A) to 13(J) are fragmentary cross-sectional views showing steps of a method of manufacturing the semiconductor device;

Fig. 14 is a fragmentary cross-sectional view of a semiconductor device showing an embodiment 5 of the present invention;

Figs. 15(A) and 15(B) are block diagrams showing operation modes of a RISC processor (semiconductor device) illustrative of an embodiment 6 of the present invention;

Fig. 16 is a timing chart; and

Fig. 17 is a timing chart.

#### BEST MODE FOR CARRYING OUT THE INVENTION

Embodiments of the present invention will be described in detail with reference to the accompanying drawings.

(Embodiment 1)

In the present embodiment, an example in which the present invention is applied to a semiconductor device having a partial depletion type field effect transistor, will be explained.

Fig. 1 is a fragmentary plan view of a semiconductor device showing the embodiment 1 of the present invention. Fig. 2(A) and Fig. 3(A) are, respectively, cross-sectional views cut in a position taken along line A - A in Fig. 1. Fig. 2(B) and Fig. 3(B) are, respectively, cross-sectional views cut in a position taken along line B - B in Fig. 1. Incidentally, an illustration of each layer above a gate

electrode 4 to be described later is omitted in Fig. 1 to make it easy to understand the drawing. In Figs. 2(A), 2(B) and 3(A), 3(B), illustrations of layers above wires or interconnections (10A, 10B and 10C) to be described later are omitted to make it easy to understand the drawings.

As shown in Figs. 1, 2(A) and 2(B), the semiconductor device is comprised principally of a semiconductor base 1. The semiconductor base 1 is comprised of a so-called SOI (Silicon On Insulator) structure wherein an insulating layer 1B composed of a silicon oxide film is provided between a p type semiconductor substrate 1A composed of monocrystal silicon and a semiconductor layer 1C composed of monocrystal silicon.

A field insulating film 2 composed of, for example, a silicon oxide film is provided on element-to-element separation regions of the semiconductor layer 1C. A field effect transistor Qn is formed in an element forming region of the semiconductor layer 1C, whose periphery is defined by the field insulating film 2. In the present embodiment, the field effect transistor Qn is formed as a partial depletion type.

Boron (B) is introduced into each region of the semiconductor layer 1C, in which the field effect transistor Qn is formed, and it is formed as a p type semiconductor region.

The field effect transistor Qn principally comprises a channel forming region 1C comprised of a p type semiconductor layer 1C, a gate insulator 3, a gate electrode 4, and a pair

of n type semiconductor regions 6, which serve as source and drain regions, respectively. Namely, the field effect transistor Qn is formed in an n channel conduction type. The gate insulator 3 is formed of, for example, a thermal oxidation silicon film. The gate electrode 4 is formed of a polycrystalline silicon film in which, for example, phosphorus (P) is introduced as an impurity. The pair of n type semiconductor regions 6, serving as the source and drain regions, are formed in self-alignment with the gate electrode 4 and provided within the p type semiconductor layer 1C.

The field effect transistor Qn is constructed in the form of a structure wherein the respective bottoms of the pair of n type semiconductor regions 6 corresponding to the source and drain regions are brought into contact with the insulating layer 1B of the semiconductor base 1. In the field effect transistor Qn, pn junction capacities (parasitic capacities) added to the source and drain regions can be respectively reduced by portions equivalent to the contact areas of the respective bottoms of the pair of n type semiconductor regions 6. It is therefore possible to achieve a fast switching speed.

In the field effect transistor Qn, the periphery of the channel forming region thereof is surrounded by the pair of n type semiconductor regions 6 and the insulating layer 1B of the semiconductor base 1.

The p type semiconductor layer 1C is provided with a p type semiconductor region 8 used as a body electrode. The p

type semiconductor region 8 is set to a high impurity concentration as compared with an impurity concentration of the p type semiconductor layer 1C and is electrically connected to the channel forming region of the field effect transistor Qn.

A p type semiconductor region 5, which serves as a back gate electrode, is provided on a principal surface of the p type semiconductor substrate 1A. The p type semiconductor region 5 is set to a high impurity concentration as compared with an impurity concentration of the p type semiconductor substrate 1A and is provided so as to contact the insulating layer 1B. Further, the p type semiconductor region 5 is provided so as to be opposed to the p type semiconductor layer 1C in which the field effect transistor Qn is constituted. Namely, the p type semiconductor region 5 serving as the back gate electrode is provided so as to be opposed to each of the channel forming region of the field effect transistor Qn and the p type semiconductor region 8 used as the body electrode.

The interconnection 10A is electrically connected to one of the pair of n type semiconductor regions 6 through its corresponding connecting hole defined in an interlayer dielectric 9, whereas the interconnection 10B is electrically connected to the other of the n type semiconductor regions 6 through its corresponding connecting hole defined in the interlayer dielectric 9. A VS potential ( $= 0[V]$ ) is applied to the interconnection 10A, and a VDS potential ( $\geq V_S$  potential) is applied to the interconnection 10B. Namely, the

VS potential is applied to one n type semiconductor region 6, whereas the VDS potential which is higher than the VS potential is applied to the other n type semiconductor region 6. Incidentally, a VGS potential is applied to the gate electrode 4.

The interconnection 10C is electrically connected to the p type semiconductor region 8 used as the body electrode through its corresponding connecting hole defined in the interlayer dielectric 9. A VSub potential ( $\leq 0[V]$ ) lower than the VS potential and VDS potential is applied to the interconnection 10C. Namely, the VSub potential is applied to the p type semiconductor region 8 used as the body electrode.

A VBG potential ( $< 0[V]$ ), which lower than the VS potential, and the VDS potential is applied to the p type semiconductor region 5 which serves as the back gate electrode. The VBG potential is supplied from the principal surface side of the semiconductor base 1.

In the semiconductor device, a depleted region 7A is developed in the channel forming region of the field effect transistor Qn owing to a gate electric field and source and drain potentials. Some of the depleted region 7A serves as a neutral region 7B. When the VGS potential is applied to the gate electrode 4, the VS potential ( $= 0[V]$ ) is applied to one n type semiconductor region 6, the VDS potential ( $\geq$  VS potential) is applied to the other n type semiconductor region 6, the VSub potential ( $\leq 0[V]$ ) is applied to the p type semiconductor region 8 used as the body electrode, and the VBG

potential ( $< 0[V]$ ) is applied to the p type semiconductor region 5 used as the back gate electrode, a channel 11 of a conduction type back opposite to that of a channel formed in an upper portion of the channel forming region of the field effect transistor Qn is formed at a lower portion (bottom) of the p type semiconductor layer 1C opposite to the p type semiconductor region 5 used as the back gate electrode, as seen in Figs. 3(A) and 3(B). Since the p type semiconductor region 5 used as the back gate electrode is provided in opposing relationship to each of the channel forming region of the field effect transistor Qn and the p type semiconductor region 8 used as the body electrode in the present embodiment, the channel forming region of the field effect transistor Qn and the p type semiconductor region 8 used as the body electrode are kept in a state of being connected to each other through the channel 11. Since holes produced in a high field region lying in the vicinity of the drain flow into the p type semiconductor region 8 used as the body electrode through the channel 11 formed at the lower portion of the channel forming region, a rise in the potential of the neutral region 7B in the channel forming region can be controlled. Thus, the withstand voltage of the drain of the partial depletion type field effect transistor Qn can be rendered high. It is also possible to stabilize the threshold voltage ( $V_{th}$ ).

Since the drain withstand voltage can be set high, high-voltage aging can be carried out. The aging is done in a state in which the potential is applied to the back gate

electrode or the back gate electrode and body electrode. The aging refers to a screening test for activating circuits in a semiconductor device under a use condition (in a load-applied state) severer than a use condition for each customer, generating one brought to defectiveness when being in use by the customer, in a given sense, a defect at an increasingly fast rate, and eliminating each defective device in the initial stage prior to the shipment to the customer.

Further, since the drain withstand voltage can be increased and the stabilization of the threshold voltage ( $V_{th}$ ) can be achieved, the threshold voltage ( $V_{th}$ ) of the partial depletion type field effect transistor  $Q_n$  can be changed in a stable state.

Since the threshold voltage of the partial depletion type field effect transistor can be varied in the stable state, a leakage current test at standby can be carried out. The leakage current test is carried out in a state in which the potential has been applied to the back gate electrode or the back gate electrode and body electrode, in such a manner that the threshold voltage of the field effect transistor is increased.

Further, the potential applied to the back gate electrode or the back gate electrode and body electrode can be changed with time so as to vary the characteristic of the field effect transistor  $Q_n$ .

Incidentally, while an n channel conduction type field effect transistor has been described in the present

embodiment, the present invention can obtain a similar effect even in the case of a p channel type conduction type field effect transistor.

(Embodiment 2)

5 In the present embodiment, an example in which the present invention is applied to a semiconductor device having a complete depletion type field effect transistor, will be described.

10 Fig. 4 is a fragmentary plan view of the semiconductor device showing the embodiment of the present invention. Fig. 5(A) is a cross-sectional view cut in a position taken along line C - C in Fig. 4, and Fig. 5(B) is a cross-sectional view cut in a position taken along line D - D in Fig. 4. Incidentally, an illustration of each layer above a gate electrode 4 to be described later is omitted in Fig. 4 to make it easy to understand the drawing. In Figs. 5(A) and 5(B), illustrations of layers above wires or interconnections (10A, 10B and 10C) to be described later are omitted to make it easy to understand the drawings.

15 20 As shown in Figs. 5(A) and 5(B), the semiconductor device according to the present embodiment is substantially identical in structure to the aforementioned embodiment 1. The present embodiment is different from the aforementioned embodiment in that a field effect transistor Qn is constructed as a complete depletion type, and the thickness of the p type semiconductor layer 1C is thinner than that of the p type semiconductor layer 1C of the aforementioned embodiment 1. Further, a VBG

potential ( $< 0[V]$ ) is applied to a p type semiconductor region 5 used as a back gate electrode, and a  $V_{Sub}$  potential ( $\geq 0[V]$ ) is applied to a p type semiconductor region 8 used as a body electrode.

5       The field effect transistor  $Q_n$  employed in the present embodiment is constructed as a complete depletion type. When a VSG potential ( $> V_{th}$ ) is applied to a gate electrode 4, a  $V_S$  potential ( $0[V]$ ) is applied to one n type semiconductor region 6, a  $V_{DS}$  potential ( $\geq V_S$  potential) is applied to the other n  
10       type semiconductor region 6, the  $V_{Sub}$  potential ( $\geq 0[V]$ ) is applied to the p type semiconductor region 8 used as the body electrode, and the  $V_{BG}$  potential ( $\geq 0[V]$ ) is applied to the p type semiconductor region 5 used as the back gate electrode, holes developed in a high field region lying in the vicinity  
15       of a drain are drawn or drained to the body electrode. Therefore, no holes flow into a source region. Thus, since no bipolar operation is performed, the withstand voltage for the drain of the complete depletion type field effect transistor  
20        $Q_n$  can be increased. It is also possible to stabilize the threshold voltage thereof.

      Since the drain withstand voltage can be set high, high-voltage aging can be carried out. The aging is done in a state in which the potential is applied to the back gate electrode or the back gate electrode and body electrode.

25       Since carriers of a conduction type opposite to that of a channel formed in an upper portion of a channel forming region are drawn or drained by the body electrode, the threshold

voltage ( $V_{th}$ ) of the complete depletion type field effect transistor Qn can be varied in a stable state by the potential applied to the back gate electrode (p type semiconductor region 5).

5 Since the threshold voltage of the partial depletion type field effect transistor can be changed in the stable state, a leakage current test at standby can be carried out. The leakage current test is carried out in a state in which the potential has been applied to the back gate electrode or the back gate electrode and body electrode, in such a manner that the threshold voltage of the field effect transistor is increased.

10 Further, the potential applied to the back gate electrode or the back gate electrode and body electrode can be changed with time so as to vary the characteristic of the field effect transistor Qn.

15 When a potential for injecting electrical charges of conduction type opposite to the channel formed in the upper portion of the channel forming region is applied to the body electrode (p type semiconductor region 8) in the complete depletion type field effect transistor Qn employed in the present embodiment, the field effect transistor results in a partial depletion type without assuming the complete depletion type. As described in the partial depletion type field effect transistor employed in the aforementioned embodiment 1 in this case, the threshold voltage ( $V_{th}$ ) can be changed by the potential applied to the body electrode.

Fig. 6 shows a result obtained by examining the dependence of potentials applied to the body electrode and back gate electrode employed in the complete depletion type field effect transistor Qn on a threshold voltage thereof.

When a minus potential is applied to the p type semiconductor region 8 used as the body electrode, the threshold voltage can be changed up to a logical value of a threshold voltage based on the potential application to the back gate electrode. In Fig. 6,  $L_g = 0.15 \text{ } [\mu\text{m}]$  indicates a gate length of the gate electrode 4,  $t_{ox} = 3.5 \text{ } [\text{nm}]$  indicates the thickness of a gate insulator 3,  $t_{Si} = 50 \text{ } [\text{nm}]$  indicates the thickness of the p type semiconductor layer 1C,  $N_a = 2E17 \text{ } [\text{atoms}/\text{cm}^3]$  indicates an impurity concentration of the p type semiconductor layer 1C, and  $t_{box} = 100 \text{ } [\text{nm}]$  indicates the thickness of an insulating layer 1B.

Since a channel of a conduction type opposite to that of the channel formed in the upper portion of the channel forming region is formed at a lower portion (bottom) of the channel forming region when a potential at an inclined portion shown in Fig. 6 is applied to the back gate electrode and body electrode, a partial depletion type field effect transistor is obtained. Since the holes are drawn or drained or they are injected from the p type semiconductor region 8 until the potential applied to the lower portion of the channel forming region becomes equal to the potential applied to the p type semiconductor region 8 used as the body electrode, the potential of the channel forming region is stable and the

threshold voltage is also stable.

Incidentally, while an n channel conduction type field effect transistor has been described in the present embodiment, the present invention can obtain a similar effect even in the case of a p channel conduction type field effect transistor.

(Embodiment 3)

In the present embodiment, an example in which the present invention is applied to a semiconductor device having a complete depletion type field effect transistor, will be explained.

Fig. 7 is a fragmentary plan view of the semiconductor device showing the embodiment of the present invention, Fig. 8 is a cross-sectional view cut in a position taken along line E - E shown in Fig. 7, and Fig. 9 is a plan view showing layouts of respective semiconductor regions in Fig. 7, respectively. Incidentally, an illustration of each layer above each gate electrode 27 to be described later is omitted in Fig. 7 to make it easy to understand the drawing. Further, an illustration of each layer above a wire or interconnection 33A to be described later is omitted in Fig. 8 to make it easy to understand the drawing.

As shown in Figs. 7 and 8, the semiconductor device is comprised principally of a semiconductor base 20. The semiconductor base 20 is comprised of a so-called SOI (Silicon On Insulator) structure wherein an insulating layer 20B composed of a silicon oxide film is provided between a p type

semiconductor substrate 20A composed of monocrystal silicon and a semiconductor layer 20C composed of monocrystal silicon.

A field insulating film 21 composed of, for example, a silicon oxide film is provided on element-to-element separation regions of the semiconductor layer 20C. An n channel conduction type field effect transistor Qn and a p channel conduction type field effect transistor Qp are formed in an element forming region of the semiconductor layer 20C, whose periphery is defined by the field insulating film 21. In the present embodiment, the n channel conduction type field effect transistor Qn and the p channel conduction type field effect transistor Qp are respectively formed in a complete depletion type.

The field effect transistor Qn is formed in a p type semiconductor region 25A provided within the semiconductor layer 20C. The field effect transistor Qn is comprised principally of a channel forming region comprised of the p type semiconductor region 25A, a gate insulator 22, a gate electrode 27, and a pair of n type semiconductor regions 28 which serve as source and drain regions, respectively. The gate insulator 22 is formed of, for example, a thermal oxidation silicon film. The gate electrode 27 is formed of, for example, a polycrystalline silicon film 23 and a W/TiN film 26 provided on the polycrystalline silicon film 23. For example, phosphorus (P) is introduced into the polycrystalline silicon film 23 as an impurity for reducing a resistance value.

The field effect transistor Qp is formed in an n type semiconductor region 25B provided within the semiconductor layer 20C. The field effect transistor Qp is comprised principally of a channel forming region comprised of the n type semiconductor region 25B, a gate insulator 22, a gate electrode 27, and a pair of p type semiconductor regions 30 which serve as source and drain regions respectively. The gate insulator 22 is formed of, for example, a thermal oxidation silicon film. The gate electrode 27 is formed of, for example, a polycrystalline silicon film 23 and a W/TiN film 26 provided on the polycrystalline silicon film 23. For example, boron (B) is introduced into the polycrystalline silicon film 23 as an impurity for reducing a resistance value.

The field effect transistor Qn is constructed in the form of a structure wherein the respective bottoms of the pair of n type semiconductor regions 28 corresponding to the source and drain regions are brought into contact with the insulating layer 20B of the semiconductor base 20. In the field effect transistor Qn, pn junction capacities (parasitic capacities) added to the source and drain regions can be respectively reduced by portions equivalent to the contact areas of the respective bottoms of the pair of n type semiconductor regions 28. It is therefore possible to achieve a fast switching speed.

The periphery of the channel forming region of the field effect transistor Qn is surrounded by the pair of n type

semiconductor regions 28 corresponding to the source and drain regions and the insulating layer 20B of the semiconductor base 20.

The field effect transistor Qp is constructed in the form of a structure wherein the respective bottoms of the pair of p type semiconductor regions 30 corresponding to the source and drain regions are brought into contact with the insulating layer 20B of the semiconductor base 20. In the field effect transistor Qp, pn junction capacities (parasitic capacities) added to the source and drain regions can be respectively reduced by portions equivalent to the contact areas of the respective bottoms of the pair of p type semiconductor regions 30. It is therefore possible to achieve a fast switching speed.

The periphery of the channel forming region of the field effect transistor Qp is surrounded by the pair of p type semiconductor regions 30 corresponding to the source and drain regions and the insulating layer 20B of the semiconductor base 20.

As shown in Figs. 7, 8 and 9, the p type semiconductor region 25A is provided with a p type semiconductor region 31 used as a body electrode. The p type semiconductor region 31 is set to a high impurity concentration as compared with an impurity concentration of the p type semiconductor region 25A and is electrically connected to its corresponding channel forming region of the field effect transistor Qn.

The n type semiconductor region 25B is provided with an n

type semiconductor region 29 used a body electrode. The n type semiconductor region 29 is set to a high impurity concentration as compared with an impurity concentration of the n type semiconductor region 25B and is electrically  
5 connected to its corresponding channel forming region of the field effect transistor Qp.

A p type semiconductor region 24A, which serves as a back gate electrode, is provided on a principal surface of the p type semiconductor substrate 20A. The p type semiconductor region 24A is set to a high impurity concentration as compared  
10 with an impurity concentration of the p type semiconductor substrate 20A and is provided so as to contact the insulating layer 20B. Further, the p type semiconductor region 24A is provided so as to be opposed to the p type semiconductor region 25A in which the field effect transistor Qn is formed. Namely, the p type semiconductor region 24A used as the back  
15 gate electrode is provided so as to be opposed to each of the channel forming region of the field effect transistor Qn and the p type semiconductor region 31 used as the body electrode.

20 An n type semiconductor region 24B used as a back gate electrode is provided on the principal surface of the p type semiconductor substrate 20A. The n type semiconductor region 24B is set to a high impurity concentration as compared with an impurity concentration of the p type semiconductor  
25 substrate 20A and is provided so as to make contact with the insulating layer 20B. Further, the n type semiconductor region 24B is provided so as to be opposed to the n type

semiconductor region 25B in which the field effect transistor Qp is formed. Namely, the n type semiconductor region 24B used as the back gate electrode is provided so as to be opposed to each of the channel forming region of the field effect transistor Qp and the n type semiconductor region 29 used as the body electrode.

The interconnection 33A is electrically connected to one of the pair of n type semiconductor regions 28 of the field effect transistor Qn through its corresponding connecting hole defined in an interlayer dielectric 32. An interconnection 33C is electrically connected to the other n type semiconductor region 28 through its corresponding connecting hole defined in the interlayer dielectric 32.

An interconnection 33B is electrically connected to one of the pair of p type semiconductor regions 30 of the field effect transistor Qp through its corresponding connecting hole defined in the interlayer dielectric 32, whereas the interconnection 33C is electrically connected to the other p type semiconductor region 30 through its corresponding connecting hole defined in the interlayer dielectric 32.

The gate electrodes 27 of the field effect transistors Qn and Qp are electrically connected to each other. Namely, the semiconductor device is equipped with an inverter circuit comprised of the field effect transistors Qn and Qp.

An interconnection 33D is electrically connected to the p type semiconductor region 31 used as the body electrode through its corresponding connecting hole defined in the

interlayer dielectric 32. The interconnection 33D is electrically connected to the p type semiconductor region 24A used as the back gate electrode through its connecting hole defined from the interlayer dielectric 32 to the insulating layer 20B. Namely, the same potential is applied to the p type semiconductor region 31 used as the body electrode and the p type semiconductor region 24A used as the back gate electrode.

An interconnection 33E is electrically connected to the n type semiconductor region 29 used as the body electrode through its corresponding connecting hole defined in the interlayer dielectric 32. The interconnection 33E is electrically connected to the n type semiconductor region 24B used as the back gate electrode through its corresponding connecting hole defined from the interlayer dielectric 32 to the insulating layer 20B. Namely, the same potential is applied to each of the n type semiconductor region 29 used as the body electrode and the n type semiconductor region 24B used as the back gate electrode.

A VS potential is applied to the interconnection 33A, a VSD potential ( $> V_S$  potential) is applied to the interconnection 33B, a  $V_{subp}$  potential ( $\leq 0[V]$ ) is applied to the interconnection 33D, a  $V_{subn}$  potential ( $> V_{subp}$  potential) is applied to the interconnection 33E, and an input signal is applied to the interconnection 33C. Incidentally,  $V_{subp} \leq V_S$  potential,  $V_{subn} \geq V_{SD}$  potential and  $V_{subp} < V_{subn}$  potential. Further, the n type

semiconductor region 24B, the p type semiconductor region 24A and the p type semiconductor substrate 20A are held in a reverse-bias relationship.

A method of manufacturing the semiconductor device will next be explained with reference to Figs. 10(A) through 10(F) (fragmentary cross-sectional views showing successive steps of the manufacturing method).

As shown in Fig. 10(A), a semiconductor base 20 having an SOI structure provided with an insulating layer 20B composed of a silicon oxide film between a p type semiconductor substrate 20A composed of monocrystal silicon and a semiconductor layer 20C composed of monocrystal silicon is first prepared. The p type semiconductor substrate 20A is set to an impurity concentration of about  $1.5 \times 10^{15}$  [atoms/cm<sup>3</sup>]. The insulating layer 20B is set to a thickness of about 100 [nm]. The semiconductor layer 20C is set to a thickness of about 50 and is not doped with an impurity.

Next, a field insulating film 21 composed of a silicon oxide film, which has a thickness of about 100 [nm], is formed on the entire surface of the semiconductor layer 20C by a CVD method and is thereafter subjected to patterning to thereby define or open an element forming region and a body electrode forming region of the semiconductor layer 20C as shown in Fig. 10(B). The patterning of the field insulating film 21 is carried out with a photoresist film as a mask.

Next, a thermal oxidation process is performed to form a gate insulator 22 composed of a thermal oxidation silicon film

having a thickness of about 3.5 [nm] on the element forming region of the semiconductor layer 20C. The thermal oxidation process is carried out in an atmosphere of partial-pressure steam at 900 [°C].

5       Next, as shown in Fig. 10(C), a polycrystalline silicon film 23 having a thickness of about 100 [nm] is formed on the entire surface of the semiconductor base 20 including the upper part of the gate insulator 22 by the CVD method.

10       Next, boron is selectively introduced into the polycrystalline silicon film 23 opposite to a p channel conduction type field effect transistor forming region of the semiconductor layer 20C as an impurity by ion implantation. Thereafter, phosphorous is selectively introduced into the polycrystalline silicon film 23 opposite to an n channel conduction type field effect transistor forming region of the semiconductor layer 20C as an impurity by ion implantation. The introduction of boron is carried out under the condition that the final introduced amount thereof is about  $2 \times 10^{15}$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 7 [Kev]. The introduction of phosphorous is carried out under the condition that the final introduced amount thereof is about  $2 \times 10^{15}$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 20 [Kev]. The introduction of boron is performed for the purpose of bringing the gate electrode of the p channel conduction type field effect transistor into a p type, whereas the introduction of phosphorous is carried out for the purpose of bringing the gate electrode of the n

channel conduction type field effect transistor into an n type.

Next, a CMP (Chemical Mechanical Polishing) method is used to remove the polycrystalline silicon film 23 provided on the field insulating film 21.

Next, boron (B) is selectively introduced into the p type semiconductor substrate 20A opposite to the n channel conduction type field effect transistor forming region of the semiconductor layer 20C as the impurity by ion implantation to thereby form a p type semiconductor region 24A which serves as a back gate electrode. The introduction of boron is carried out under the condition that the final introduced amount thereof is about  $5 \times 10^{12}$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 120 [Kev]. The introduction of boron is performed with a photoresist film as a mask.

Next, phosphorous (P) is selectively introduced into the p type semiconductor substrate 20A opposite to the p channel conduction type field effect transistor forming region of the semiconductor layer 20C as the impurity by ion implantation to thereby form an n type semiconductor region 24B which serves as a back gate electrode. The introduction of phosphorous is performed under the condition that the final introduced amount thereof is about  $5 \times 10^{12}$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 260 [Kev]. The introduction of phosphorous is carried out with a photoresist film as a mask. Thus, back gate potentials can be respectively independently applied to the back gate electrode of the field effect

transistor Qn and the back gate electrode of the field effect transistor Qp.

Next, boron is selectively introduced into the n channel conduction type field effect transistor forming region of the semiconductor layer 20C as the impurity by ion implantation to thereby form a p type semiconductor region 25A. The introduction of boron is carried out under the condition that the final introduced amount thereof is about  $1.5 \times 10^{12}$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 40 [Kev]. The introduction of boron is performed with a photoresist film as a mask.

Next, phosphorous is selectively introduced into the p channel conduction type field effect transistor forming region of the semiconductor layer 20C as the impurity by ion implantation to thereby form an n type semiconductor region 25B. The introduction of phosphorous is carried out under the condition that the final introduced amount thereof is about  $1.5 \times 10^{12}$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 100 [Kev]. The introduction of phosphorous is carried out with a photoresist film as a mask. According to this process, the impurity concentration of the semiconductor layer 20C in the n channel conduction type field effect transistor forming region and the impurity concentration of the semiconductor layer 20C in the p channel conduction type field effect transistor forming region are respectively brought to about  $2.0 \times 10^{17}$  [atoms/cm<sup>3</sup>]. Further, the thickness of the semiconductor layer 20C is 50 [nm]. Therefore, the field

effect transistors Qn and Qp are respectively activated as a complete depletion type. A process up to now is shown in Fig. 10(D).

Next, as shown in Fig. 10(E), a W/TiN film 26 is formed on the entire surface of the semiconductor base 20 including the upper part of the polycrystalline silicon film 23. The W/TiN film 26 is formed by forming a TiN film having about 10 [nm] by a reactive sputtering method and thereafter forming a W film having about 50 [nm] by a sputtering method. The W/TiN film 26 is formed to achieve a reduction in the resistance of each gate electrode.

Next, the W/TiN film 26 and the polycrystalline silicon film 23 are respectively successively subjected to patterning to thereby form gate electrodes 27 on the n channel conduction type field effect transistor forming region and p channel conduction type field effect transistor forming region of the semiconductor layer 20C. This patterning is carried out with a photoresist film as a mask.

Next, phosphorous is selectively introduced into an n channel conduction type field effect transistor forming region of the p type semiconductor region 25A and a body electrode forming region of the n type semiconductor region 25B as the impurity by ion implantation to thereby form a pair of n type semiconductor regions 28 corresponding to source and drain regions and an n type semiconductor region 29 corresponding to a body electrode. The introduction of phosphorous is carried out under the condition that the final introduced amount

thereof is about  $1.5E15$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 20 [Kev]. The introduction of phosphorous is performed with a photoresist film as a mask.

Next, boron is selectively introduced into a p channel conduction type field effect transistor forming region of the n type semiconductor region 25B and a body electrode forming region of the p type semiconductor region 25A as the impurity by ion implantation to thereby form a pair of p type semiconductor regions 30 corresponding to source and drain regions and a p type semiconductor region 31 corresponding to a body electrode. The introduction of boron is carried out under the condition that the final introduced amount thereof is about  $1.5E15$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 7 [Kev]. The introduction of phosphorous is performed with a photoresist film as a mask.

Next, a heat treatment is effected for 10 [seconds] at 950 [°C] to activate the pair of n type semiconductor regions 28, the n type semiconductor region 29, the pair of p type semiconductor regions 30 and the p type semiconductor region 31. A process up to now is shown in Fig. 10(F).

Next, an interlayer dielectric 32 is formed on the entire surface of the semiconductor base 20 and thereafter connecting holes are defined. Afterwards, wires or interconnections 33A, 33B, 33C, 33D and 33E are respectively formed, whereby the state illustrated in Fig. 8 is reached.

Thus, the present embodiment is provided with the body electrode comprised of the p type semiconductor region 31

electrically connected to the channel forming region of the n channel conduction type field effect transistor Qn, the back gate electrode comprised of the p type semiconductor region 24A provided below the insulating layer 20B and opposed to the channel forming region of the n channel conduction type field effect transistor Qn, the body electrode comprised of the n type semiconductor region 29 electrically connected to the channel forming region of the p channel conduction type field effect transistor Qp, and the back gate electrode comprised of the n type semiconductor region 24B provided below the insulating layer 20B as opposed to the channel forming region of the p channel conduction type field effect transistor Qp. Therefore, when a potential is applied to each of the body electrode and back gate electrode, the withstand voltages for the drains of the n channel conduction type field effect transistor Qn and the p channel conduction type field effect transistor Qp can be increased, and the stabilization of the respective threshold voltages ( $V_{th}$ ) of the n channel conduction type field effect transistor Qn and the p channel conduction type field effect transistor Qp can be achieved.

Further, since the withstand voltages for the drains of the n channel conduction type field effect transistor Qn and p channel conduction type field effect transistor Qp can be set high, high-voltage aging can be carried out. The aging is done in a state in which the potential is applied to the back gate electrode or the back gate electrode and body electrode.

Since carriers of conduction type opposite to a channel

formed in an upper portion of the channel forming region are drained by the body electrode comprised of the p type semiconductor region 31, the threshold voltage ( $V_{th}$ ) of the field effect transistor Qn can be varied in a stable state according to the potential applied to the back gate electrode comprised of the p type semiconductor region 24A. Further, since the carriers of a conduction type opposite to that of the channel formed in the upper portion of the channel forming region are drawn or drained by the body electrode comprised of the n type semiconductor region 29, the threshold voltage ( $V_{th}$ ) of the field effect transistor Qp can be changed in a stable state according to the potential applied to the back gate electrode comprised of the n type semiconductor region 24B.

Since the respective threshold voltages of the n channel conduction type field effect transistor Qn and p channel conduction type field effect transistor Qp can be changed in the stable state, a leakage current test at standby can be carried out. Lowering the threshold voltages ( $V_{th}$ ) of the n channel conduction type field effect transistor Qn and p channel conduction type field effect transistor Qp upon operation allows a high-speed operation. The leakage current test is carried out in a state in which the potential has been applied to the back gate electrode or the back gate electrode and body electrode, in such a manner that the threshold voltage of the field effect transistor is increased.

Further, the potential applied to the back gate electrode

or the back gate electrode and body electrode can be changed with time so as to vary the characteristics of the field effect transistor Qn and the field effect transistor Qp.

As shown in Fig. 16 (timing chart),  $V_1 = V_{subn}$  potential ( $> V_{DS}$  potential) is applied to the body electrode and back gate electrode of PMOS (p channel conduction type field effect transistor Qp) and  $V_2 = V_{subp}$  potential ( $< V_S$  potential) is applied to the body electrode and back gate electrode of NMOS (n channel conduction type field effect transistor Qn) upon standby. Consequently,  $V_{th}$  (threshold voltages) of PMOS and NMOS can be rendered high and hence leak current can be reduced. Further, a normal operation can be carried out by making  $V_{subn}$  potential =  $V_{DS}$  potential and  $V_{subp}$  potential =  $V_S$  potential (0[V] potential) upon operation.

(Embodiment 4)

In the present embodiment, an example in which the present invention is applied to a semiconductor device having a complete depletion type field effect transistor, will be described.

Fig. 11 is a fragmentary plan view of the semiconductor device showing the embodiment 4 of the present invention. Fig. 12 is a cross-sectional view cut in a position taken along line F - F shown in Fig. 11. Incidentally, an illustration of each layer above a gate electrode 47 to be described later is omitted in Fig. 11 to make it easy to understand the drawing. Further, an illustration of each layer above an interconnection 57A to be described later is

omitted in Fig. 12 to make it easy to understand the drawing.

As shown in Figs. 11 and 12, the semiconductor device according to the present embodiment has a p type semiconductor layer 41A and an n type semiconductor layer 41B insulated and separated from each other by an insulating layer 40B.

Further, a complete depletion type n channel conduction type p field effect transistor Qn is formed in the p type semiconductor layer 41A, and a complete depletion type p channel conduction type field effect transistor Qp is formed in the n type semiconductor layer 41B. Further, the semiconductor device according to the present embodiment is constructed so that potentials can be respectively independently applied to a p type semiconductor region 55 used as a body electrode and a p type semiconductor region 42A used as a back gate electrode. Furthermore, the semiconductor device is constructed in such a manner that potentials can be respectively independently applied to an n type semiconductor region 51 used as a body electrode and an n type semiconductor region 42B used as a back gate electrode.

A method of manufacturing the semiconductor device will be explained below with reference to Figs. 13(A) through 13(J) (fragmentary cross-sectional views for describing the manufacturing method).

As shown in Fig. 13(A), a semiconductor base 20 having an SOI structure provided with an insulating layer 40B composed of a silicon oxide film between a p type semiconductor substrate 40A composed of monocrystal silicon and a

semiconductor layer 40C composed of monocrystal silicon is first prepared. The p type semiconductor substrate 40A is set to an impurity concentration of about  $1.3 \times 10^{15}$  [atoms/cm<sup>3</sup>]. The insulating layer 40B is set to a thickness of about 100 [nm]. The semiconductor layer 40C is set to a thickness of about 50 [nm] and is not doped with an impurity.

Next, a thermal oxidation silicon film having a thickness of about 10 [nm], is formed on the surface of the semiconductor layer 40C. Thereafter, a silicon nitride film having a thickness of about 30 [nm] is formed on the surface of the thermal oxidation silicon film and is thereafter subjected to patterning to thereby form individually separated masks M on an n channel conduction type field effect transistor forming region and a p channel conduction type field effect transistor forming region of the semiconductor layer 40C.

Next, a thermal oxidation process is performed to oxidize portions of the semiconductor layer 40C exposed from the masks M, thereby forming a semiconductor layer 41A and a semiconductor layer 41B insulated and separated from each other. A process up to now is shown in Fig. 13(B).

Next, a wet etching process using an aqueous solution of hydrofluoric acid is performed and thereafter a wet etching process using a hot phosphoric acid solution is effected to remove the masks M. Afterwards, boron (B) is selectively introduced into the semiconductor layer 41A as an impurity by ion implantation to thereby form a p type semiconductor layer

41A having an impurity concentration of about  $2E17$  [atoms/cm<sup>3</sup>].  
The introduction of boron is carried out under the condition  
that the final introduced amount thereof is about  $1E12$  [atoms  
/cm<sup>2</sup>] and the amount of energy at its introduction is about 10  
[Kev]. The introduction of boron is performed with a  
photoresist film as a mask.

Next, boron is selectively introduced into a principal  
surface of the semiconductor substrate 40A opposite to the p  
type semiconductor layer 41A as the impurity by ion  
implantation to thereby form a p type semiconductor region 42A  
used as a back gate electrode. The introduction of boron is  
carried out under the condition that the final introduced  
amount thereof is about  $1E13$  [atoms/cm<sup>2</sup>] and the amount of  
energy at its introduction is about 100 [Kev]. The  
introduction of boron is performed with a photoresist film as  
a mask.

Next, phosphorous is selectively introduced into the  
semiconductor layer 41B as an impurity by ion implantation to  
thereby form an n type semiconductor layer 41B having an  
impurity concentration of about  $2E17$  [atoms/cm<sup>3</sup>]. The  
introduction of phosphorous is performed under the condition  
that the final introduced amount thereof is about  $1E12$  [atoms  
/cm<sup>2</sup>] and the amount of energy at its introduction is about 25  
[Kev]. The introduction of phosphorous is done with a  
photoresist film as a mask.

Next, phosphorous is selectively introduced into the  
principal surface of the semiconductor substrate 40A opposite

to the n type semiconductor layer 41B as the impurity by ion implantation to thereby form an n type semiconductor region 42B used as a back gate electrode. The introduction of phosphorous is carried out under the condition that the final introduced amount thereof is about  $1 \times 10^{13}$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 240 [Kev]. The introduction of phosphorous is performed with a photoresist film as a mask. A process up to now is shown in Fig. 13(C).

Next, as shown in Fig. 13(D), a field insulating film 43 composed of a silicon oxide film having a thickness of about 100 [nm] is formed on the entire surface of the semiconductor base 40 including the upper part of the p type semiconductor layer 41A and n type semiconductor layer 41B. Thereafter, the field insulating film 43 is subjected to patterning to thereby define or open an element forming region and a body electrode forming region of the p type semiconductor layer 41A and an element forming region, a body electrode forming region and a feeding region of the n type semiconductor layer 41B as shown in Fig. 13(E). The patterning of the field insulating film 43 is carried out with a photoresist film as a mask.

Next, a thermal oxidation process is performed to form a gate insulator 44 composed of a thermal oxidation silicon film having a thickness of about 3.5 [nm] on the element forming regions of the p type semiconductor layer 41A and n type semiconductor layer 41B. The thermal oxidation process is carried out in an atmosphere of partial-pressure steam at 900 [°C].

Next, as shown in Fig. 13(F), a polycrystalline silicon film 45 having a thickness of about 100 [nm] is formed on the entire surface of the semiconductor base 40 including the upper part of the gate insulator 44 by a CVD method.

Next, phosphorous is selectively introduced into the polycrystalline silicon film 45 opposite to the p type semiconductor layer 41A as the impurity by ion implantation. Thereafter, boron is selectively introduced into the polycrystalline silicon film 45 opposite to the n type semiconductor layer 41B as the impurity by ion implantation. The introduction of phosphorous is carried out under the condition that the final introduced amount thereof is about  $1.5 \times 10^{15}$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 15 [Kev]. The introduction of boron is carried out under the condition that the final introduced amount thereof is about  $1.5 \times 10^{15}$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 5 [Kev]. The introduction of phosphorous is performed for the purpose of bringing the gate electrode of the n channel conduction type field effect transistor into an n type, whereas the introduction of boron is carried out for the purpose of bringing the gate electrode of the p channel conduction type field effect transistor into a p type.

Next, a CMP (Chemical Mechanical Polishing) method is used to remove the polycrystalline silicon film 45 provided on the field insulating film 43.

Next, as shown in Fig. 13(G), a W/TiN film 46 is formed

on the entire surface of the semiconductor base 40 including the upper part of the polycrystalline silicon film 45. The W/TiN film 46 is formed by forming a TiN film having about 10 [nm] by a reactive sputtering method and thereafter forming a W film having about 50 [nm] by a sputtering method. The W/TiN film 46 is formed to achieve a reduction in the resistance of each gate electrode.

Next, the W/TiN film 46 and the polycrystalline silicon film 45 are respectively successively subjected to patterning to thereby form gate electrodes 47 on the element forming region of the p type semiconductor layer 41A and the element forming region of the n type semiconductor layer 41B as shown in Fig. 13(H). This patterning is carried out with a photoresist film as a mask.

Next, a first connecting hole for exposing the surface of part of the p type semiconductor region 42A, and a second connecting hole for exposing the surface of part of the n type semiconductor region 42B are respectively defined.

Next, a buffer insulating film composed of a silicon oxide film having a thickness of about 5 [nm] is formed on the entire surface of the semiconductor base 40 by the CVD method.

Next, phosphorous is selectively introduced into the element forming region of the p type semiconductor layer 41A, the body electrode forming region of the n type semiconductor layer 41B and the n type semiconductor region 42B exposed from the second connecting hole as the impurity by ion implantation to thereby form a pair of n type semiconductor regions 50

corresponding to source and drain regions, an n type semiconductor region 51 corresponding to a body electrode, and an n type semiconductor region 52 corresponding to a contact region. The introduction of phosphorous is carried out under the condition that the final introduced amount thereof is about  $1.5E15$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 20 [Kev]. The introduction of phosphorous is performed with a photoresist film as a mask.

Next, boron is selectively introduced into the element forming region of the n type semiconductor layer 41B, the body electrode forming region of the p type semiconductor layer 41A and the p type semiconductor region 42A exposed from the first connecting hole as the impurity by ion implantation to thereby form a pair of p type semiconductor regions 53 corresponding to source and drain regions, a p type semiconductor region 54 corresponding to a body electrode, and a p type semiconductor region 55 corresponding to a contact region. The introduction of boron is carried out under the condition that the final introduced amount thereof is about  $1.5E15$  [atoms/cm<sup>2</sup>] and the amount of energy at its introduction is about 5 [Kev]. The introduction of phosphorous is performed with a photoresist film as a mask. A process up to now is illustrated in Fig. 13(I).

Next, an interlayer dielectric 56 is formed on the entire surface of the semiconductor base 40. Thereafter, connecting holes are defined as shown in Fig. 13(J). Afterwards, wires or interconnections 57A through 57H are formed. Consequently,

the state shown in Fig. 12 is reached.

In a manner similar to the aforementioned embodiment 3, the semiconductor device according to the present embodiment as described above is provided with the body electrode comprised of the p type semiconductor region 55 electrically connected to the channel forming region of the n channel conduction type field effect transistor Qn, the back gate electrode comprised of the p type semiconductor region 42A provided below the insulating layer 40B and opposed to the channel forming region of the n channel conduction type field effect transistor Qn, the body electrode comprised of the n type semiconductor region 51 electrically connected to the channel forming region of the p channel conduction type field effect transistor Qp, and the back gate electrode comprised of the n type semiconductor region 42B provided below the insulating layer 40B and opposed to the channel forming region of the p channel conduction type field effect transistor Qp. Therefore, the semiconductor device can obtain an effect similar to that obtained by the aforementioned embodiment 3. Further, the potentials can be respectively independently applied to the body electrode and back gate electrode.

As shown in Fig. 17 (timing chart),  $V_{\text{subn}}$  potential  $V_1$  = potential ( $> V_{\text{DS}}$  potential) and  $V_{\text{subp}}$  potential =  $V_2$  potential ( $< V_{\text{S}}$  potential) are applied in a manner similar to the embodiment 3, so that  $V_{\text{th}}$  (threshold voltages) of PMOS (p channel conduction type field effect transistor Qp) and NMOS (n channel conduction type field effect transistor Qn) can be

rendered high and hence the leakage current can be reduced.  
(Embodiment 5)

In the present embodiment, an example in which the present invention is applied to a semiconductor device having a complete depletion type field effect transistor, will be described.

Fig. 14 is a fragmentary cross-sectional view of the semiconductor device showing the embodiment 5 of the present invention.

As shown in Fig. 14, the semiconductor device according to the present embodiment is substantially identical in structure to the aforementioned embodiment 3. The present embodiment is different from the aforementioned embodiments in that a p type semiconductor region 24A used as a back gate electrode is electrically isolated from a p type semiconductor substrate 20A by an n type semiconductor region 34. The p type semiconductor region 24A is provided in a principal surface of the n type semiconductor region 34, and the n type semiconductor region 34 is provided in a principal surface of the p type semiconductor substrate 20A.

Owing to the electrical separation of the p type semiconductor region 24A used as the back gate electrode from the p type semiconductor substrate 20A by the n type semiconductor region 34 in this way, a back gate potential of a specific circuit block can be changed to a back gate potential of another circuit block.

Further, since the back gate potential of the specific

circuit block and the back gate potential of another circuit block can be changed to each other, an n channel conduction type field effect transistor and a p channel conduction type field effect transistor constituting the specific circuit block are respectively brought to a high threshold voltage to achieve a low power consumption. Further, an n channel conduction type field effect transistor and a p channel conduction type field effect transistor constituting another circuit block are respectively brought to a low threshold voltage so that they can be activated at high speed.

(Embodiment 6)

Figs. 15(A) and 15(B) are block diagrams showing operation modes of a RISC processor (semiconductor device) illustrative of an embodiment 6 of the present invention. In the drawing, reference numeral 50 indicates a vector register, reference numeral 51 indicates a cache controller, reference numeral 52 indicates a cache unit, reference numeral 53 indicates an arithmetic unit, reference numeral 54 indicates an arithmetic controller, reference numeral 55 indicates a main memory, and reference numeral 56 indicates a secondary cache.

As shown in Figs. 15(A) and 15(B), a field effect transistor of the vector register 50 unused in a normal operation mode (1) is brought to a high  $V_{th}$  (high threshold), based on a back gate potential. Further, field effect transistors of the cache controller 51 and cache unit 52 unused in a vector compute mode are respectively brought to a

high  $V_{th}$  (high threshold), based on a back gate potential, i.e., the unused portions are brought to the high  $V_{th}$ , whereby low power consumption of the RISC processor can be achieved.

The invention, which has been achieved by the present inventors, has been described specifically by the aforementioned embodiments. However, the present invention is not necessarily limited to the embodiments. It is needless to say that various changes can be made thereto within the scope not departing from the substance thereof.

Effects obtained by typical ones of the inventions disclosed in the present application will be described in brief as follows:

A withstand voltage for a drain of a field effect transistor formed in a semiconductor layer provided on an insulating layer can be increased.

The stabilization of a threshold voltage of a field effect transistor formed in a semiconductor layer provided on an insulating layer can be achieved.

A threshold voltage of a field effect transistor formed in a semiconductor layer provided on an insulating layer can be changed in a stable state.

High-voltage aging can be carried out in a semiconductor device having a field effect transistors formed in a semiconductor layer provided on an insulating layer.

A leakage current test for each field effect transistor formed in a semiconductor layer provided on an insulating layer can be carried out.